

## Table of Contents

High-Level Synthesis of Hardware Accelerators for Deconvolution Engines <i>Cristian Sestito, Robert Stewart, and Stefania Perri</i>	1
Processing Speed Impact of the Pipeline-Length on a Custom RISC-V CPU for FPGAs <i>Julian Weihe, Timm Bostelmann, and Sergei Sawitzki</i>	5
Design of Novel Integrated Data Acquisition System for Multi-Channel Sensing in Landing Gear <i>Esteve Hassan</i>	9