Novel Modulo $2^n+1$ Subtractor and Multiplier

Dina Younes
Department of Microelectronics
Brno University of Technology
Brno, Czech Republic
e-mail: xyoune00@stud.feec.vutbr.cz

Pavel Steffan
Department of Microelectronics
Brno University of Technology
Brno, Czech Republic
e-mail: steffan@feec.vutbr.cz

Abstract— This paper introduces a novel design of modulo $2^n+1$ subtractor in Residue Number System (RNS). A novel design of modulo $2^n+1$ multiplier has also been introduced by utilizing the presented subtractor. The two designs are suitable for small values of $n$, as they depend on the normal (binary) representation of RNS numbers, instead of diminished-one representation which has difficulties in representing zero operands and results, and need to deal with them separately. The presented circuits were implemented and simulated using VHDL to prove the theoretical consideration.

Keywords—Residue number system; modulo $2^n+1$; subtractor; multiplier

I. INTRODUCTION

The residue number system (RNS) is a non-weighted integer number system [1], which decomposes binary large numbers to smaller residues. Obviously, there is no carry propagation problem between residues [2]. RNS offers the potential for high-speed and parallel arithmetic. The RNS based on the moduli set $(2^n-1, 2^n, 2^n+1)$ is most frequently utilized to achieve a high-performance RNS application since the resulting RNS architecture performs fast residue arithmetic.

The $2^n+1$ modulo arithmetic gains the most significant importance because modulo $2^n+1$ channel is critical for whole system in terms of area and delay. It is considerably more difficult than $2^n-1$ modulo, in the sense that it cannot be realized with the same speed or efficiency [3]. The representation of a number in modulo $2^n+1$ arithmetic has to be $(n+1)$ bit long instead of $n$-bit, so that the whole system will require blocks that are $(n+1)$ bits long. Therefore $2^n+1$ adders and multipliers became of interest to many researchers.

In many publications about modulo $2^n+1$ adders and multipliers [4][5][6], the diminished-one representation of residues has been used in order to solve the problem of $(n+1)$ bit long operands and use only $n$-bit long operands. As a result, only $n$-bits are used in the computation units. But this representation has some difficulties in representing zero operands and results as it has to be treated separately. However, by using small values of $n$, the normal representation of residues can be used without causing a considerable effect on the overall delay of the system.

Small values of $n$ will produce small dynamic ranges. Small dynamic ranges are usually less than 15 bits. The presented design is very attractive for many digital signal processing applications that use small dynamic ranges. An example of such application is the [0,255] range grayscale image data [7]. Or even RGB images with 8 bit format. For this application, a small moduli set $\{7,8,9\}$ will be enough for the encoding. The dynamic range of this set is small (9 bits).

RNS multipliers are widely used in many DSP applications, such as image processing, FIR filters and Fourier transform.

In this paper, a novel design of modulo $2^n+1$ subtractor is presented, and it has been used in designing modulo $2^n+1$ multiplier. These designs are suitable for small values of $n$, which is favorable from a practical point of view because the overall speed of system will be increased [8].

The proposed circuits were implemented and simulated using VHDL.

The organization of this paper is as below:

In Section 2, an overview of RNS arithmetic is given. The design of the proposed subtractor is shown in Section 3. In Section 4, the proposed multiplier and a description of its circuit are presented. The results and a comparison with an existing $2^n+1$ multiplier are stated in Section5. Finally, the conclusion is discussed in Section 6.

II. RNS OVERVIEW ARITHMETIC

The primary advantage of RNS is that addition, subtraction, and multiplication can be performed independently and in parallel on the various residues.

The residual number system (RNS) is defined by a set of numbers $m_1, m_2, ..., m_n$ called the moduli. Where the great common divider (GCD) for $m_i, m_j = 1$. In this system, an integer $X$ is represented by an ordered set of residues, $\{x_1, x_2, ..., x_n\}$ where:

$$x_i = X \mod m_i \quad (1)$$

Where $X$: $0 \leq X < \prod_{i=1}^{N} m_i$

Arithmetic operations (addition, subtraction and multiplication) are performed totally parallel on those residues.

Assuming that $A$ and $B$ are two RNS numbers; the addition (subtraction) of these two numbers is given by: 
Also the multiplication of \( A \) and \( B \) is given by:

\[
A \times B = \{[a_1 \times b_1]_{m_1}, [a_2 \times b_2]_{m_2}, \ldots, [a_N \times b_N]_{m_N}\}
\]  

The strongest points in this system are the independency, and carry free among the residues. In other words, each residue can be treated as a separated integer.

III. PROPOSED RNS SUBTRACTOR

Subtraction is an operation widely met in digital signal processing applications [9] [10] for operations such as mean error estimation, mean square error estimation and calculation of sum of absolute differences. Since modulo arithmetic is also frequently used in these types of applications, efficient modulo subtraction circuits are welcome. However, very little work [11] has been focused on designing modulo \( 2n+1 \) subtractors.

To design modulo \( 2n+1 \) subtractor, a binary subtractor, a binary adder and a multiplexer have been used, as shown in Fig. 1. This simple structure and small number of elements used in the circuit provide less delay and more efficiency to accomplish subtractive operation.

The operands used are \((n+1)\) bit long, because they are residues resulted from binary to RNS conversion with respect to modulo \( 2n+1 \). The output of the proposed subtractor is also \((n+1)\) bit long.

For modulo \( m=2^n+1 \), the subtraction of two residues is defined as:

\[
C = |A - B|_{2^n+1} = \begin{cases} 
A - B & \text{if } A - B \geq 0 \\
A - B + \left(2^n + 1\right) & \text{if } A - B < 0
\end{cases}
\]  

The second case is implemented by adding 1 to the result of subtraction [12].

![Proposed modulo 2^n+1 subtractor](image)

For example: \( n=4, m=2^4+1=17, A=0, B=1 \)

\[ |A-B|_{2^n+1} = |0-1|_{17} < 0 \]

\[ 0: \quad 0 \ 0000 \]

\[ -1: \quad 1 \ 1111 - \]

\[ \quad 1 \ 1111 + \]

\[ \quad 0 \ 0000 \]

By adding ‘1’ to correct the result, we got “0 0000”, instead of the correct result “1 0000”. Therefore the multiplexer was added to overcome cases like this one. The carry out after the addition is ‘1’ and the MSB is ‘0’, so according to the multiplexer, the MSB will become ‘1’, and the final output will become “1 0000”.

IV. PROPOSED RNS MULTIPLIER

Let \( A=a_n \ldots a_0 \) and \( B=b_n \ldots b_0 \) refer to two \((n+1)\) bit modulo \( 2^n+1 \) operands, such that \( 0 \leq A,B \leq 2^n \). The multiplication of \( A \) and \( B \) is given by:

\[
R = A \times B
\]  

Assuming that \( A, B \) are expressed using \((n+1)\) bits:

\[
R = \sum_{i=0}^{2n} r_i 2^i
\]  

Where \( r_i \) is the \( i \)th bit resulting from \( AB \):

\[
R = \left| X + 2^n Y \right|_{2^n+1}
\]  

An important aspect in RNS is:

\[
\left| 2^n \right|_{2^n+1} = \left| 2^n + 1 - 1 \right|_{2^n+1} = \left| -1 \right|_{2^n+1}
\]  

Substituting equation (9) in (7):

\[
R = \sum_{i=0}^{n-1} r_i 2^i - \sum_{i=n}^{2n} r_i 2^{i-n}
\]  

\[
R = \left| X - Y \right|_{2^n+1}
\]
As noticed from equation (11), to multiply two modulo $2^{n+1}$ numbers, a modulo $2^{n+1}$ subtractor is needed. The presented modulo $2^{n+1}$ subtractor is used, but the operands of that subtractor are $(n+1)$ bit long, therefore we just made the MSB of $X = '0$; so both operands become $(n+1)$ bit long, and can be applied to the subtractor to acquire the correct result.

![Diagram of modulo $2^{n+1}$ multiplier and subtractor](image)

Figure 2. Proposed modulo $2^{n+1}$ multiplier

V. IMPLEMENTATIONS AND RESULTS

The presented modulo $2^{n+1}$ multiplier has been implemented and simulated using VHDL. A comparison of this multiplier with an existing one [13] has been done. Table 1 shows the delay comparison between the two designs. As can be noticed that for small values of $n$, the delay in the presented multiplier is considerably smaller than the one stated in [13], and that makes it more efficient for applications requiring small dynamic ranges, such as image processing of images with 8 bit format. But as the value of $n$ increases, the delay also increases. We have noticed that at the value of $n=12$ the delay in the multiplier stated in [13] becomes less.

<table>
<thead>
<tr>
<th>$n$</th>
<th>[13]</th>
<th>The presented multiplier</th>
<th>Delay reduced</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>20.2 ns</td>
<td>15.2 ns</td>
<td>24.75 %</td>
</tr>
<tr>
<td>4</td>
<td>25 ns</td>
<td>18.3 ns</td>
<td>26.8 %</td>
</tr>
<tr>
<td>8</td>
<td>31 ns</td>
<td>27.5 ns</td>
<td>11.3 %</td>
</tr>
<tr>
<td>10</td>
<td>35.6 ns</td>
<td>32.6 ns</td>
<td>8.4 %</td>
</tr>
<tr>
<td>11</td>
<td>36 ns</td>
<td>34.9 ns</td>
<td>3.1 %</td>
</tr>
<tr>
<td>12</td>
<td>36.2 ns</td>
<td>36.8 ns</td>
<td>-</td>
</tr>
<tr>
<td>14</td>
<td>40.6 ns</td>
<td>43.7 ns</td>
<td>-</td>
</tr>
</tbody>
</table>

TABLE 1. THE DELAY COMPARISON BETWEEN THE PRESENTED MULTIPLIER AND THE MULTIPLIER STATED IN [13]

VI. CONCLUSION

Novel simplified architectures of $2^n+1$ modulo subtractor and multiplier have been presented and detailed in this paper. To realize modulo $2^n+1$ subtractor, a binary subtractor, a binary adder and a multiplexer have been used. The proposed subtractor has been used to realize modulo $2^n+1$ multiplier. RNS residues were presented using binary representation instead of diminished-one representation that has been used recently. This representation acquires additional components to solve the difficulties resulted in zero representing. The main advantages of the proposed circuits are design simplicity, reduced computation complexity and reduced delay in the system when using small values of $n$. These circuits can be effectively used in digital signal processing applications that require a small dynamic range, such as image processing of images with 8 bit format, where the range of image data is $[0,255]$. The effectiveness of these architectures has been proved by presenting a comparison with an existing $2^n+1$ modulo multiplier. This comparison has been done using VHDL implementation and simulation of the design.

ACKNOWLEDGMENT

Funding for this work was provided by Czech Ministry of Education in the frame of Research Program MSM0021630503 MIKROSYN New Trends in Microelectronic Systems and Nanotechnologies and ENIAC JU Project No. 120001 Nanoelectronics for an Energy Efficient Electrical Car and ARTEMIS JU Project No. 100205 Process Oriented Electronic Control Units for Electric Vehicles Developed on a multi-system real-time embedded platform.

REFERENCES